DS05-11310-1E

MEMORY cmos 4 M × 4 BIT FAST PAGE MODE DYNAMIC RAM

MB81V17400A-60/-70/-60L/-70L

CMOS 4,194,304 × 4 Bit Fast Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB81V17400A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB81V17400A features a "fast page" mode of operation whereby high-speed random access of up to 1,024 bits of data within the same row can be selected. The MB81V17400A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V17400A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V17400A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V17400A are not critical and all inputs are LVTTL compatible.


■ PRODUCT LINE & FEATURES

	Parameter			MB81V	17400A	
	Parameter		-60	-60L	-70	-70L
RAS Access	s Time		60 ns max.	60 ns max.	70 ns max.	70 ns max.
Random Cycle Time			110 ns min.	110 ns min.	130 ns min.	130 ns min.
Address Access Time			30 ns max.	30 ns max.	35 ns max.	35 ns max.
CAS Access	s Time		15 ns max.	15 ns max.	17 ns max.	17 ns max.
Fast Page N	Mode Cycle Time		40 ns min.	40 ns min.	45 ns min.	45 ns min.
	Operating Current		396 mW max.	396 mW max.	342 mW max.	342 mW max.
Low Power Dissipation	Standby Current	LVTTL level	7.2 mW max.	3.6 mW max.	7.2 mW max.	3.6 mW max.
Discipation		CMOS level	3.6 mW max.	0.54 mW max.	3.6 mW max.	0.54 mW max.

- 4,194,304 words × 4 bit organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are LVTTL compatible
- 2048 refresh cycles every 32.8 ms
- · Self refresh function
- Standard and low power versions

- Early Write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


■ PACKAGE




Package and Ordering Information

- 26-pin plastic (300mil) SOJ, order as MB81V17400A-xxPJ
- 26-pin plastic (300mil) TSOP-II with normal bend leads, order as MB81V17400A-xxPFTN and MB81V17400A-xxLPFTN (Low Power)

■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
DQ1 to DQ4	Data input/output
WE	Write enable
RAS	Row address strobe
A ₀ to A ₁₀	Address inputs
Vcc	+3.3 volt power supply
ŌĒ	Output enable
CAS	Column address strobe
Vss	Circuit ground
N.C.	No connection



■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	louт	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V	
Supply voltage	'	Vss	0	0	0	V	
Input High Voltage, All Inputs	*1	Vıн	2.0	_	Vcc +0.3	V	0°C to +70°C
Input Low Voltage, All Inputs/outputs *	*1	VıL	-0.3	_	0.8	V	

^{*:} Undershoots of up to -1.2 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to A10	C _{IN1}	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	_	5	pF
Input/Output Capacitance, DQ1 to DQ4	Сра	_	7	pF

■ FUNCTIONAL TRUTH TABLE

Operation Made	Clock Input			Addres	ss Input	Input	Data	Dofrach	Note	
Operation Mode	RAS	CAS	WE	ŌΕ	Row	Column	Input	Output	Refresh	Note
Standby	Н	Н	Х	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid		Valid	Yes *	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes *	twcs≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes *	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	Н	х	_	_	_	High-Z	Yes	tcsr≥tcsr (min)
Hidden Refresh Cycle	H→L	L	Н→Х	L	_	_	_	Valid	Yes	Previous data is kept.

X: "H" or "L"

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits (A_0 to A_{10}) are available, the row and column inputs are separately strobed by \overline{RAS} and \overline{CAS} as shown in Figure 1. First, eleven row address bits are input on pins A_0 -through- A_{10} and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min.)+ t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ_1 to DQ_4) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

^{*:} It is impossible in Fast Page Mode

DATA OUTPUTS

The three-state buffers are LVTTL compatible with a fanout of one TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

 t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.

tcac: from the falling edge of \overline{CAS} when trop is greater than trop (max). taa: from column address input when trap is greater than trap (max).

toea: from the falling edge of OE when OE is brought Low after trac, tcac, or taa.

The data remains valid after either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ returns to High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024 bits can be accessed and, when multiple MB81V17400As are used, \overline{CAS} is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

	Notes					\	/alue		
Parameter			Symbol	Condition			Ma	ax.	Unit
r di dinotoi		.00	Cymber	Containon	Min.	Тур.	Std power	Low power	
Output High Voltage	9		Vон	lон = −2.0 mA	2.4	_	_	_	V
Output Low Voltage			Vol	IoL = +2.0 mA	_	_	0.4	0.4	\ \ \
Input Leakage Current (Any Input)			I _{I(L)}	$\begin{array}{l} 0 \; V \leq V_{IN} \leq V_{CC}; \\ 3.0 \; V \leq V_{CC} \leq 3.6 \; V; \\ V_{SS} = 0 \; V; \; All \; other \; pins \\ under \; test = 0 \; V \end{array}$	-10	_	10	10	μА
Output Leakage Current			l _{O(L)}	0 V ≤ V _{о∪т} ≤ V _{сс} ; Data out disabled	-10	_	10	10	
Operating Current (Average Power	*2	MB81V17400A -60/-60L	lcc1	RAS & CAS cycling;			110	110	mA
Supply Current)	۷	MB81V17400A -70/-70L	ICC1	trc = min			95	95	IIIA
Standby Current		LVTTL Level		$\overline{RAS} = \overline{CAS} = V_{IH}$			2.0	1.0	mA
(Power Supply Current)	*2	CMOS Level	- Icc2	$\overline{RAS} = \overline{CAS} \ge Vcc -0.2 V$		_	1000	150	μΑ
Refresh Current#1	*2	MB81V17400A -60/-60L	lass	CAS = V _{IH} , RAS cycling;			110	110	mA
(Average Power Supply Current)		MB81V17400A -70/-70L	- Іссз	trc = min	_	_	95	95	
Fast Page Mode	*2	MB81V17400A -60/-60L	Icc4	RAS = V _{IL} , CAS cycling;			70	70	mA
Current		MB81V17400A -70/-70L	1004	thpc = min			60	60	
Refresh Current#2 (Average Power	*2	MB81V17400A -60/-60L	Icc5	RAS cycling; CAS-before-RAS;	_		110	110	- mA
Supply Current)		MB81V17400A -70/-70L	1003	tro = min			95	95	
Battery backup Current (Average Power Supply Current)	*2	MB81V17400A -60L/-70L	Icc ₆	$\label{eq:reconstruction} \begin{split} \overline{RAS} & \mbox{ cycling;} \\ \overline{CAS} & \mbox{-before-} \overline{RAS}; \\ \mbox{trc} & = 64 \ \mu \mbox{s} \\ \mbox{V}_{\mbox{\scriptsize IH}} & \geq \mbox{V}_{\mbox{\scriptsize CC}} - 0.2 \ \mbox{V}, \ \mbox{V}_{\mbox{\scriptsize IL}} \leq 0.2 \ \mbox{V} \end{split}$	_	_	_	300	μА
Refresh Current#3 (Average Power Supply Current)		MB81V17400A -60L/-70L	Icc9	RAS = V _{IL} , CAS = V _{IL} Self Refresh;	_	_	_	250	μА

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81V -60/	17400A -60L	MB81V -70/	17400A -70L	Unit
				Min.	Max.	Min.	Max.	
1	Time Between Refresh	Std power	t	_	32.8	_	32.8	ms
'	Time between Kenesn	Low power	tref t	_	128	_	128	ms
2	Random Read/Write Cycle Time		t RC	110	_	130	_	ns
3	Read-Modify-Write Cycle Time		trwc	150	_	174	_	ns
4	Access Time from RAS	*6,9	trac	_	60	_	70	ns
5	Access Time from CAS	*7,9	tcac		15		17	ns
6	Column Address Access Time	*8,9	tAA	_	30	_	35	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Buffer Turn On Delay Time		ton	0	_	0	_	ns
9	Output Buffer Turn Off Delay Time	*10	t off	_	15	_	17	ns
10	Transition Time		t⊤	3	50	3	50	ns
11	RAS Precharge Time		t RP	40	_	50	_	ns
12	RAS Pulse Width		tras	60	100000	70	100000	ns
13	RAS Hold Time		t RSH	15	_	17	_	ns
14	CAS to RAS Precharge Time		t CRP	0	_	0	_	ns
15	RAS to CAS Delay Time	*11,12	trcd	20	45	20	53	ns
16	CAS Pulse Width		tcas	15	_	17	_	ns
17	CAS Hold Time		tсsн	60	_	70	_	ns
18	CAS Precharge Time (Normal)	*19	t CPN	10	_	10	_	ns
19	Row Address Setup Time		t asr	0	_	0	_	ns
20	Row Address Hold Time		t rah	10	_	10	_	ns
21	Column Address Setup Time		tasc	0	_	0	_	ns
22	Column Address Hold Time		t CAH	15	_	15	_	ns
23	Column Address Hold Time from \overline{R}	AS	t ar	35	_	35	_	ns
24	RAS to Column Address Delay Time	*13	t RAD	15	30	15	35	ns
25	Column Address to RAS Lead Time)	t ral	30	_	35	_	ns
26	Column Address to CAS Lead Time)	t CAL	30	_	35	_	ns
27	Read Command Setup Time		trcs	0	_	0	_	ns
28	Read Command Hold Time Referenced to RAS	*14	t rrh	0		0		ns
29	Read Command Hold Time Referenced to CAS	*14	tпсн	0	_	0	_	ns
30	Write Command Setup Time	*15,20	twcs	0	_	0	_	ns

(Continued)

(Continued)

No.	Parameter	Notes	Symbol		/17400A /-60L		/17400A /-70L	Unit
				Min.	Max.	Min.	Max.	
31	Write Command Hold Time		twcн	15	_	15	_	ns
32	Write Hold Time from RAS		twcr	35	_	35	_	ns
33	WE Pulse Width		t wp	15	_	15	_	ns
34	Write Command to RAS Lead Time		trwL	15	_	17	_	ns
35	Write Command to CAS Lead Time		tcwL	15	_	17	_	ns
36	DIN Setup Time		tos	0	_	0	_	ns
37	DIN Hold Time		tон	15	_	15	_	ns
38	Data Hold Time from RAS		t DHR	35	_	35	_	ns
39	RAS to WE Delay Time	*20	t RWD	80	_	92	_	ns
40	CAS to WE Delay Time	*20	tcwd	35	_	39	_	ns
41	Column Address to WE Delay Time	*20	t awd	50	_	57	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)		t RPC	5	_	5	_	ns
43	CAS Setup Time for CAS-before- RAS Refresh		tcsr	0	_	0	_	ns
44	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t chr	10	_	12	_	ns
45	WE Setup Time from RAS		twsr	0	_	0	-	ns
46	WE Hold Time from RAS		twhr	10	_	10	-	ns
47	Access Time from OE	*9	t oea	_	15	_	17	ns
48	Output Buffer Turn Off Delay from OE	*10	toez	_	15	_	17	ns
49	$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ Lead Time for Valid Data		t oel	5	_	7	_	ns
50	OE Hold Time Referenced to WE	*16	tоен	5	_	5	-	ns
51	OE to Data in Delay Time		toed	15	_	17	_	ns
52	CAS to Data in Delay Time		tcdd	_	_	_	_	ns
53	DIN to CAS Delay Time	*17	t dzc	0	_	0	_	ns
54	DIN to OE Delay Time	*17	t DZO	0	_	0	_	ns
55	Fast Page Mode RAS Pulse Width		t rasp		100000		100000	ns
56	Fast Page Mode Read/Write Cycle Time		t PC	40	_	45	_	ns
57	Fast Page Mode Read-Modify-Write Cycle Time		t PRWC	80	_	89	_	ns
58	Access Time from CAS Precharge	*9,18	t cpa	_	35	_	40	ns


(Continued)


(Continued)

No.	Parameter No	Notes	Symbol	MB81V -60/-		MB81V -70/-	Unit	
				Min.	Max.	Min.	Max.	
59	Fast Page Mode CAS Precharge Time		t cp	10	_	10	_	ns
60	Fast Page Mode RAS Hold Time from CAS Precharge		t RHCP	35	_	40	_	ns
61	Fast Page Mode CAS Precharge to WE Delay Time	*20	t CPWD	55	_	62	_	ns

Notes: *1. Referenced to Vss.

- *2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open. Icc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3 \text{ V}$. Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3 \text{ V}$. Icc6 is measured on condition that all address signals are fixed steady state.
- *3. An initial pause (RAS = CAS =V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 5$ ns.
- *5. Input voltage levels are 0 V and 3 V, and input reference levels are V_{IH} (min) and V_{IL} (max) for measuring timings of input signals. Also, the transition time (t_T) is measured between V_{IH} (min) and V_{IL} (max). The output reference levels are V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- *6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- *7. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa$ tcac $t\tau$, access time is tcac.
- *8. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
- *9. Measured with a load equivalent to one TTL loads and 100 pF.
- *10. toff and toez is specified that output buffer change to high-impedance state.
- *11. Operation within the trcd (max) limit ensures that trac (max) can be met. trcd (max) is specified as a reference point only; if trcd is greater than the specified trcd (max) limit, access time is controlled exclusively by trac or trac.
- *12. t_{RCD} (min) = t_{RAH} (min)+ $2t_{T}$ + t_{ASC} (min).
- *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- *14. Either trrh or trch must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing $\overline{\text{CAS}}$ from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- *19. Assumes that CAS-before-RAS refresh.
- *20. twcs, tcwb, trwb and tcpwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state thoughout the entire cycle. If tcwb > tcwb (min), trwb > trwb (min), trwb > tcpwb (min), the cycle is a read modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwb, tcwb, and trab specifications.





DESCRIPTION


To implement a read operation, a valid address is latched in by the \overline{RAS} and \overline{CAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a Low level, the output is valid once the memory access time has elapsed. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{CAS}(t_{CAC})$, $\overline{OE}(t_{OEA})$ or column addresses (t_{AA}) under the following conditions:


If trcd > trcd (max), access time = tcac.


If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .


If \overline{OE} is brought Low after trac, tcac, or taa (whichever occurs later), access time = toea.

However, if either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ goes High, the output returns to a high-impedance state after ton is satisfied.














This operation is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toea, whichever one is the latest in occurring.













aration for the next CAS-before-RAS refresh operation.



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{\text{CAS}}$ and cycling $\overline{\text{RAS}}$. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability.




DESCRIPTION

Test Mode;

The purpose of this test mode is to reduce device test time to one sixteenth of that required to test the device conventionally. The test mode function is entered by performing a $\overline{\text{VE}}$ and $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of sixteenth bits which are selected by the address combination of $\overline{\text{CAO}}$ and $\overline{\text{CA1}}$. In the write mode, data is written into sixteenth cells simultaneously. But the data must be input from DQ1 only. In the read mode, the data of sixteenth cells at the selected addresses are read out from DQ and checked in the following manner.

When the sixteenth bits are all "L" or all "H", a "H" level is output. When the sixteenth bits show a combination of "L" and "H", a "L" level is output.

The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 10 ns from the specified value in the data sheet. trc, trwc, trac, tcac, taa, tras, trsh, tcas, tcsh, tral, tcal, trwb, tcwb, tawb, tcpwb, trhcp.



DESCRIPTION

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If, after a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A_0 through A_{10} are defined by the on-chip refresh counter. Column Address: Bits A_0 through A_{10} are defined by latching levels on A_0 through A_{10} at the second falling edge of \overline{CAS} .


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 2048 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 2048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

Na	Danamatan.	Courselle e l	MB81V17	7400A-60	MB81V1	Linit	
No.	Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
90	Access Time from CAS	t FCAC	_	50	_	55	ns
91	Column Address Hold Time	t FCAH	35	_	35	_	ns
92	CAS to WE Delay Time	t FCWD	70	_	77	_	ns
93	CAS Pulse Width	trcas	50	_	55	_	ns
94	RAS Hold Time	t FRSH	50	_	55	_	ns

Note: Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

	•		-	_			-
No.	Parameter	Symbol	MB81V17	400A-60L	MB81V17	11	
			Min.	Max.	Min.	Max.	Unit
100	CAS Pulse Width	t rass	100	_	100	_	μs
101	RAS Precharge Time	t RPS	110	_	130	_	ns
102	CAS Hold Time	t chs	-50	_	-50	_	ns

Note: Assumes Self Refresh cycle only.

DESCRIPTION

The Self Refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the Self Refresh cycle and refresh operation can be automatically executed using internal refresh address counter and generator.

If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of t_{RASS} (more than 100 μs), the device can enter the Self Refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "RAS = L" and "CAS = L".

Exit from Self Refresh cycle is performed by toggling of RAS and CAS to "H" with specifying tchs min. In this time, RAS must be kept "H" with specified taps min.


Using self refresh mode, data can be retained without external CAS signal during system is in standby.

Restriction for Self Refresh operation;

For self refresh operation, the notice below must be considered.


- 1) In the case that distributed CBR refresh are operated in read/write cycles


 Self Refresh cycles can be executed without special rule if 2,048 cycles of distribute CBR refresh are exe
 cuted within tree max.
- 2) In the case that burst CBR refresh or RAS only refresh are operated in Read/Write cycles 2,048 times of burst CBR refresh or 2,048 times of burst RAS only refresh must be executed before and after Self Refresh cycles.



* Read/Write operation can be performed non refresh time within this or tsn.

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center

Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH

Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan

New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9708

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.